



ORNL is managed by UT-Battelle, LLC for the US Department of Energy



The IRIS Architecture

Platform Model

 A single-node system equipped with host CPUs and multiple compute devices (GPUs, FPGAs, Xeon Phis, and multicore CPUs)

Memory Model

- Host memory + shared virtual device memory
- All compute devices share the device memory


Execution Model

DAG-style task parallel execution across all available compute devices

Programming Model

- Low-level C/C++/Fortran/Python IRIS API host code + OpenCL/SPIR-V/CUDA/HIP/OpenMP kernels
- High-level OpenACC, OpenMP4, SYCL* (* planned)


Automatic high-level-to-low-level translation by OpenARC





OpenARC: Open Accelerator Research Compiler


- Open-sourced, high-level intermediate representation (HLIR)-based, extensible compiler framework.
 - Perform source-to-source translation from OpenACC/OpenMP4+ C to CUDA/OpenCL/HIP.
 - Also support source-to-source translation and optimization between OpenMP and OpenACC.
 - Supported target architectures: NVIDIA/AMD GPUs, Intel Xeon Phis, Intel FPGAs, and Multicore CPUs (via LLVM)
- Provide a common runtime abstraction (HeteroIR) for various back-ends.
 - Target-specific drivers (e.g., CUDA driver) implement HeteroIR APIs using low-level backend programming models (e.g., CUDA).
- Can be used as a research framework for various study on directive-based accelerator computing.
 - OpenARC's HLIR is easy to understand, access, and transform the input program.
 - Equipped with various advanced analysis/transformation passes.





Automatic IRIS Code Generation in OpenARC

- OpenARC takes input OpenACC/OpenMP4
 programs and generates output IRIS programs
 consisting of the following codes:
 - HeteroIR-based host program
 - Indirectly calls IRIS APIs using the IRIS Driver.
 - Target-specific kernels:
 - CUDA kernels for NVIDIA GPUs
 - OpenCL kernels for general OpenCL devices
 - OpenCL kernels for Intel FPGAs
 - HIP kernels for AMD GPUs
 - OpenMP kernels for general CPUs (partially implemented)
 - DSP kernels for Qualcomm Hexagon DSPs (planned)





HeterolR: OpenARC Runtime API

- HeteroIR: High-Level, Architecture-Independent Intermediate Representation
 - Used as an intermediate language to map high-level programming models (e.g., OpenACC) to diverse heterogeneous devices.
- Primary Constructs in HeteroIR (Partial List)

	Configuration	Kernels
	Memory	Synchronization

HI_init (devnum)	Initialize a selected device.		
HI_reset ()	Deinitialize the device.		
HI_malloc (devptr, size, flags)	Allocate memory on the device (devptr).		
HI_malloc1D(hostptr, devptr, size, asyncID, flags)	Allocate device memory (devptr) corresponding to the host memory (hostptr).		
HI_memcpy (dst, src, size, trtype)	Perform synchronous data transfers.		
HI_memcpy_async(dst, src, size, trtype, asyncID, waits)	Perform asynchronous data transfers.		
HI_get_device_address (hptr, dptr, asyncID, tid)	Check if the host address has a valid mapping on the device. Return the device address if mapping is present.		
HI_free (hostptr, asyncID)	Free the device memory corresponding to the host memory pointed by hostptr.		
HI_register_kernel_arg (kernel name, parameter,)	Attach the argument to the corresponding kernel.		
HI_kernel_call (kernel name, grid size, block size,)	Launch the kernel with the specified grid size on the specified queue.		
HI_set_async (asyncID)	Map the specified async ID to a device queue if the mapping does not exist.		
HI_wait (asyncID)	Wait until all actions on the specified queue are finished.		
HI_wait_all ()	Wait for all queues to finish the actions queued on them.		



Example Translation: VecAdd

Input OpenACC Code



Example Translation: Generated Output IRIS Codes

```
101 HI enter subregion(NULL);
102 gpuBytes=(sizeof (float)*size);
103 HI malloc1D(A, ((void * *)( & gpu_A)), gpuBytes, DEFAULT_QUEUE, HI_MEM_READ_WRITE);
104 HI memcpy(gpu A, A, gpuBytes, HI MemcpyHostToDevice, 0);
105 gpuBytes=(sizeof (float)*size);
106 HI malloc1D(B, ((void * *)( & gpu B)), gpuBytes, DEFAULT QUEUE, HI MEM READ WRITE);
107 HI_memcpy(gpu_B, B, gpuBytes, HI_MemcpyHostToDevice, 0);
108 gpuBytes=(sizeof (float)*size);
109 HI_malloc1D(C, ((void * *)( & gpu_C)), gpuBytes, DEFAULT_QUEUE, HI_MEM_READ_WRITE);
110 HI exit subregion(NULL);
111 size t dimGrid main kernel0[3];
112 dimGrid main kernel0[0]=((int)ceil((((float)size)/64.0F)));
113 dimGrid main kernel0[1]=1;
114 dimGrid main kernel0[2]=1;
115 size t dimBlock main kernel0[3];
116 dimBlock main kernel0[0]=64;
117 dimBlock main kernel0[1]=1;
118 dimBlock main kernel0[2]=1;
119 gpuNumBlocks=((int)ceil((((float)size)/64.0F)));
120 gpuNumThreads=64;
121 totalGpuNumThreads=(((int)ceil((((float)size)/64.0F)))*64);
123 HI enter subregion(NULL);
124 HI register kernel numargs("main kernel0",4);
125 HI register kernel arg("main kernel0", 0, sizeof(void*), ( & gpu A), 1);
126 HI register kernel arg("main kernel0",1,sizeof(void*),( & gpu B),1);
127 HI register kernel arg("main kernel0",2,sizeof(void*),( & gpu C),1);
128 HI register kernel arg("main kernel0", 3, sizeof (int), ( & size), 0);
129 HI kernel call("main kernel0", dimGrid main kernel0, dimBlock main kernel0, DEFAULT QUEUE, 0, NULL);
130 HI synchronize(0);
131 gpuNumBlocks=((int)ceil((((float)size)/64.0F)));
132 HI exit subregion(NULL);
133 }
134 HI enter subregion(NULL);
135 gpuBytes=(sizeof (float)*size);
136 HI memcpy(C, gpu_C, gpuBytes, HI_MemcpyDeviceToHost, 0);
137 HI exit subregion(NULL);
138 HI free(C, DEFAULT QUEUE);
139 HI free(B, DEFAULT QUEUE);
140 HI free(A, DEFAULT QUEUE);
141 ...
```

```
25
26 extern "C" __global__ void main_kernel0(float * A, float * B, float * C, int size)
27 {
28 int lwpriv_i;
29 lwpriv_i=(threadIdx.x+(blockIdx.x*blockDim.x));
30 if (lwpriv_i<size)
31 {
32 C[lwpriv_i]=(A[lwpriv_i]+B[lwpriv_i]);
33 }
34 }
35

26
27 kernel void main kernel0( global float * A, global float * B.
```

CUDA Kernel

OpenCL Kernel

```
26
27    _kernel void _ attribute__((reqd_work_group_size(64, 1, 1))) main_kernel0(
28    _global float * A, _global float * B, _global float * C, int size)
29 {
30 int lwpriv__i;
31 lwpriv__i=get global_id(0);
32 if (lwpriv__i<size)
33 {
    [[wpriv__i]=(A[lwpriv__i]+B[lwpriv__i]);
35 }
36 }
37</pre>
```

FPGA-OpenCL Kernel

```
27
28 extern "C" __global__ void main_kernel0(float * A, float * B, float * C, int size)
29 {
30 int lwpriv_i;
31 lwpriv_i=(threadIdx.x+(blockIdx.x*blockDim.x));
32 if (lwpriv_i<size)
33 {
34 C[lwpriv_i]=(A[lwpriv_i]+B[lwpriv_i]);
35 }
36 }
37</pre>
```

HIP Kernel





Optimizations to Reduce IRIS Task Overheads

- Naïve implementation of the OpenARC-IRIS system would generate IRIS tasks per memory transfer and compute kernel, which may suffer from additional overheads caused by too many IRIS tasks.
- Developed an optimized IRIS-task-generation pass, which automatically merges IRIS tasks belonging to the same OpenACC construct.
- Provide optional runtime APIs to automatically merge multiple IRIS tasks across different OpenACC constructs if the user guarantees its safety.


```
– HI_enter_subregion(...);
```

```
– HI_exit_subregion(...);
```



Optimizations to Reduce IRIS Task Overheads (Cont.)

 Provide optional runtime APIs to automatically merge multiple IRIS tasks across different OpenACC constructs if the user guarantees its safety.



Task Scheduling in OpenARC-IRIS System

- Input OpenACC provides a way to set a target device type and/or device number using environment variables/directives/runtime APIs.
- If a target device is specified in the input OpenACC program, OpenARC-IRIS runtime submits the generated IRIS tasks to the target device.
- If a target device is not specified, the underlying IRIS runtime decides how to schedule the generated tasks.
 - Environment variable, BRISBANE_ARCHS is used to decide the order to search available device types.
 - Default search order: openmp:cuda:hip:levelzero:hexagon:opencl
 - If multiple device types are available, the first found device type is used.



Task Scheduling in OpenARC-IRIS System (Cont.)

- Environment variable, **OPENARCRT_BRISBANE_POLICY** is used to decide which IRIS policy to use when scheduling the generated tasks.
 - none: do not use any IRIS policy and use OpenACC device type and number when choosing a target device (default)
 - brisbane_roundrobin: submit tasks to devices in a round-robin manner.
 - brisbane_data: submit tasks to devices in a way to minimize memory transfers among devices
 - brisbane_profile: submit tasks to devices based on the profiled performance
 - brisbane_random: submit tasks to devices randomly
 - brisbane_any: submit each task to a device with minimal pending tasks
 - brisbane_all: submit each task to all devices but only the first available device executes the task.



How to Build OpenARC Compiler and Runtime for IRIS Backend

- Build OpenARC (Refer to README.md in the OpenARC repository)
 - Assume IRIS is installed and environments are correctly set (e.g., LD_LIBRARY_PATH, LIBRARY_PATH, and CPATH)
 - Set up an environment variable, openarc to the root directory of the OpenARC repository.

```
export openarc=[OpenARC-root-path]
```

 Set up an environment variable, OPENARC_ARCH to 6 to use IRIS as a backend.

```
export OPENARC_ARCH=6
```

Run the make command to build both OpenARC compiler and runtime.

```
$ make purge #needed only when OpenARC was previously built for other targets.
$ make
```

\$ make install TARGET_SYSTEM=[install-path] #for optional install




OpenARC-IRIS Example Compilation and Execution

```
a bisBuilder brisbane libresillence, a libemphelper, a Timer librolent, a
make[1]: Lewring directory "/tmp/openarc/spenarcrt.
make[1]: Entering directory /tmp/openarc/openarcrt
g++ -DPRINT LOG=0 -DGMP=1 -DGPENARC ARCH+6 -03 -FFIC -fopensp -o openacc.copp-c
g++ -DFEINT LOG-0 -DOMP-1 -DOPENNOC ARCH-6 -01 -FPSC -Expense -0 openacort.cop -c
g++ -DFRINT LOG=0 -DOMP=1 -DOPENNAC ARCH+6 -O3 -fPIC -Copenns -o brisbanedriver.o brisbanedriver.cop -c
ar to ./libopetacertomp brisbane.a operace.o operacert.o brisbanedriver.o
ar: creating ./libopenscortonp brisbane.a
make[1]: Learing directory '/tmp/openarc/openarcrt'
make 11: Entering directory '/tap/openant/openancrt'
m -f + o +-
make[1]: Leaving directory '/tmp/openarc/openarcrt
make [1]: Entering directory /tmp/openarc/openarcyt
g++ -DFRINT LOC-0 -DGMP-1 -DGFENARC ARCH-6 -03 -FFEC -q -D GFENARC PROFILE =1 -fopensp -a openacc.c openacc.cop -c
g++ -DFEINT 100-0 -DXMP=1 -D0PENARC ARCH-6 -03 -fFEC -q -D OPENARC PROFILE =1 -fopenap -c openacort-o openacort-cpp
g++ -DFRINT LOG-0 -DCMP-1 -DCFEMAKC ARCH-6 -03 -EFEC -g -D CPERAKC PROFILE -1 -Topensy -o brisbanedriver.o brisbane
driver.epp -c
ar rs ./libopenacortosp brisbanepf.s openaco.o openacort.o brisbanedriver.o
arr creating ./libopenacertomp.brisbanepf.a
make(1): Leaving directory "/top/operaro/operarort"
make[1]: Entering directory "/tmp/openare/openarcrt
rn -5 *.0 *-
make[1]: Learing directory '/tmp/openarc/openarcrt'
make[1]: Entering directory '/tmp/openarc/openarcrt'
g++ -DFBINT 100-0 -DCMF+0 -DCFESARC ABCH-6 -03 -FFSC -0 openaco.o openaco.cop -c
g++ -DFRIST LOG-6 -DCMF+0 -DCFFSMARC ARCH+6 -O3 -FFRC -o openacort.o openacort.opp -c
g++ -DFERT LOG-0 -DOMP+0 -DGFERARC ARCH+6 -OJ -FFEC -o brisbanodriver.cp brisbanodriver.cpp -c
```



Performance Comparison of OpenARC-Generated IRIS Programs against the Native GPU Versions




[Target System]

CPU: AMD EPYC 7702

GPU: AMD MI60

Backend Runtime: AMD HIP 3.8

Backend Compiler: GCC 9.1



[Target System]

CPU: IBM Power9

GPU: NVIDIA V100

Backend Runtime: CUDA 10.1

Backend Compiler: IBM XL C++ 16.1



Current Status and Future Work

- Not-all HeteroIR APIs are implemented in the IRIS driver yet.
 - Need to implement some asynchronous HeteroIR APIs such as low-level asynchronous event management APIs (high-level asynchronous memory transfer/kernel launch APIs are supported now).
- Some device-specific optimizations are not yet available when targeting the IRIS backends.
 - Example: Pipeline transformation for Intel FPGAs, which is enabled only when targeting a specific device type directly without using IRIS for now.
- Plan to implement automatic OpenMP kernel and DSP kernel generation passes in the OpenARC compiler.

